ISSN (Online) 2278-1021 ISSN (Print) 2319-5940



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 1, January 2018

Reliable VLSI Technology for Design and Analysis of 12T MTCMOS AND MCAM

Ms. Sneha S. Oak¹, Amit A. Kale², Mr. Dhiraj S. Bhojane³

Asst.Prof, ENTC, DMIETR, Wardha, India¹ Asst.Prof, ENTC, SBJITMR, Nagpur, India² Asst.Prof, ENTC, DMIETR, Wardha, India³

Abstract: Memories are an main part of most of the digital devices and hence reducing power consumption and area reduction of memories is very important issue as of today to improve system performance, efficiency, reliability. A transistorized SRAM cell is conventionally used as the memory cell and memristor behaves as a switch, much like a transistor. However, unlike the transistor, it is a two-terminal device and does not require power to retain either of its two states, they save the data when the power supply is lost, ensuring preservation of critical information. Note that a memristor change its resistance between two values and this is achieved via the movement of mobile ionic charge within an oxide layer, furthermore, these resistive states are non-volatile. This project focuses on new approach towards the design and modeling of Memristor based CAM (MCAM) and 12T MTCMOS SRAM cell. Our proposed work is, new memory model have been determined and compared with existing models and proposed cell design dissipates less power at different temperatures than existing models. Simulation did on the basis of Microwind 3.1 Back End CMOS technology to reduce power consumption and enhance data stability and system efficiency.

Keywords: SRAM, MOS, CAM, MTCMOS, nMOS, BSIM4

I.INTRODUCTION

In today's day to day life, there is need of storing devices i.e memory. This term memory is concept of the actual chips capable of holding data. DRAM, SRAM, PROM, MCAM, FLASH etc. are types of memory having various properties. Out of which, we explore concept, design and modeling of memory cell as a part of Memristor based. Content Addressable Memory architecture using a combination of switch having some fixed resistance value as memristor and n-type MOS devices. It is that new circuit elements defined by the single valued relationship dø=Mdq must exist; whereby current moving through memristor is proportional to the flux of magnetic field that flows through the material and static random access memory the term refers to read and write memory. It is volatile, which means that it requires a steady flow of electricity to maintain its contents. Both memories are based on fundamental concept of nMOS logic provide a strong basis both for the conceptual understanding and development of CMOS design.

VLSI technology is used in both analog and digital integrated system has various advantages such as it has small size of chip, low power consumption, high performance speed, large storage capacity etc. However, such technology needs a complex method to implement on hardware as this technology uses very small size of chips ranging from micro to nanometer of size. It is required to use simulation based circuit design. In addition to transistor-level circuit design issues, the accurate prediction and reduction of interconnect parasitic has become a very important while desighning high-performance digital integrated circuits.

To aware customers to choose the best storing device in between different SRAM and MCAM cell with consideration of all parameters? Hence this reason motivated me to select this project. The main objective of this work deals with the design and analysis of high speed performance addressable memory for future search engines to develop low power consumption and no loss of store data in a cell even if the power supply is turn OFF.

II. RELATED WORK

In [1] Leon Chua more recently argued that the definition should be generalized to cover all 2-terminal non-volatile memory devices based resistance switching effects. In this paper they explore concept, design, and modeling of the memory cell as part of a memristor-based content addressable memory (MCAM) architecture using a combination of memristor and n-type MOS devices. In [2] authors **reviewed** CAM-design techniques at the circuit level and at the architectural level. The main CAM was designed to reduce power consumption associated with the large amount of parallel active circuitry, without sacrificing speed or memory density. In [3] authors present paper on CMOS 6-



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 1, January 2018

transistor SRAM cell for different purposes including low power embedded and stand-alone SRAM applications. The data is retained by the cell with the help of leakage current and positive feedback Also, the proposed cells uses a single bit-line for both read and write purposes. Switching operational voltage of the bit-line lies between 0.25 to 0.5VDD to decrease power consumption. All simulations are done using 0.18 um Technology. In [4] authors proposed new low-power SRAM using bit-line Charge Recycling (CR-SRAM) for the write operation, By applying such a charge recycling technique to the bit-line significantly reduces write power. In [5] authors has proposed structure of a 12T MTCMOS based SRAM cell is proposed. A charge recycling technique is used to minimize the power consumption during the mode transition and two voltage sources are used at the output nodes to reduce the swing voltages during switching activity.

III. PROPOSED METHODOLOGY

The proposed methodology flow chart is shown in figure 1.To achieve the proposed target following design steps are given below include in the design and analysis of proposed phase-locked loop.

Here we are going to design the oscillator to solves the problem of power consumption, area consumption and generate the desired frequency band. While dealing with physical design implementation, we need to follow various CMOS design rules. Here in this project, we are following the Lambda based design rules.

- Schematic design of proposed SAR logic based ADC using CMOS transistors (BSIM4)
- Performance verification of different parameters.
- CMOS layout designs for the proposed all types of oscillators using VLSI backend. 3.1.
- Verification of parameter testing.
- If the goal is achieved for all proposed parameter after detail verification then sign off design analysis and it will be ready for IC making.
- If detail verification of parameters would not complete then again follow the first step with different technique.




Fig.3.1. Design Flow Chart

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 1, January 2018

IV. UTILIZATION OF SOFTWARE

A. EDA Tool-Microwind

Integrated circuit is used to simulate and design using MICROWIND software at physical description level. It contains a library common logic and analog ICs to view and simulate the various designs to obtain different parameters. We can achieve access to circuit simulation by pressing single key. The electric extraction of circuit is automatically performed and the analog simulator produces voltage and current curves immediately. Also we are using 32 nm technology, the high K dialectic is used. The main screen of Microwind is illustrated given below. It is also possible to cut, past, duplicate, generate matrix of layout, use the layout editor to insert contacts, MOS devices, pads, complex contacts and path in one single click. Palette Editor Display given in microwind will provided you different interconnects with different colours as; p active layer would be in yellow on a colour graphics terminal1,n active layer is in green, polysilicon layer (poly2) is in red, metal layer is in blue, contact cut is cross, n-well layer is dashed line.



Fig. 2.GUI of Microwind tool

V. SIMULATION RESULT

The simulation studies involves finding out the frequency v/s power output calculations. By changing the values of the input, the proposed cell is varied with various frequencies and will gives rise to the power dissipation at the particular frequency. The test cases are given as below;




Fig. 3.Simulation Result at 200MHz with power

Above fig.3 shows first case of simulation result of frequency v/s power dissipation. Upper encircle point shows frequency and lower encircle point shows power dissipation. First reading from table 1 shows 2.869 μ w power dissipate at 200 MHZ frequency by using 32nm technology, which is compared with existing 12T MTCMOS cell using 45 nm technology i.e 4.827 μ w at 200 MHZ. It concludes that our memory cell design is better than previous one.

Below fig.4 shows second case of simulation result of frequency v/s power dissipation. Upper encircle point shows frequency and lower encircle point shows power dissipation. Next reading from table 1 shows 2.996 μ w power dissipate at 500 MHZ frequency by using 32nm technology, which is compared with already existing model of 12T

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering ISO 3297:2007 Certified

Vol. 7, Issue 1, January 2018

MTCMOS cell using 45 nm technology i.e $5.192 \mu w$ at 500 MHZ. It concludes that our memory cell design is better than previous one. For higher frequency our proposed cell consumes less power.



Fig. 4. Simulation Result at 500MHz with power




Fig. 5.Simulation Result at 2 GHz with power

Above fig.5 shows third case of simulation result of frequency v/s power dissipation. Upper encircle point shows frequency and lower encircle point shows power dissipation. Next reading from table 1.5 shows 5.323 µw power dissipate at 2 GHZ frequency by using 32nm technology, which is compared with existing 12T MTCMOS cell using 45 nm technology i.e 6.673 µw at 2 GHZ. It concludes that for higher frequency our proposed cell consumes less power.

Below fig.6 shows fourth case of simulation result of frequency v/s power dissipation. Upper encircle point shows frequency and lower encircle point shows power dissipation. Next reading from table 1.5 shows 5.694 μ w power dissipate at 3 GHZ frequency by using 32nm technology, which is compared with existing 12T MTCMOS cell using 45 nm technology i.e 7.013 μ w at 3 GHZ. It concludes that for higher frequency our proposed cell consumes less power.




Fig. 6. Simulation Result at 3 GHz with power

IJARCCE



International Journal of Advanced Research in Computer and Communication Engineering

ISO 3297:2007 Certified Vol. 7, Issue 1, January 2018

Table 1. Dynamic Power Dissipation at Different Frequencies

| Frequency | 12T MTCMOS(µw) | Proposed 12T MTCMOS(µw) |
|-----------|----------------|-------------------------|
| 200MHZ | 4.827 | 2.869 |
| 500MHZ | 5.192 | 2.996 |
| 2GHZ | 6.673 | 5.323 |
| 3GHZ | 7.013 | 5.694 |

Table 2. Comparison of Various Parameters of Different Memory Cell using 32nm CMOS Technology

| Parameters | 7T NOR MCAM Cell | 12T MTCMOS Cell |
|------------------------------|---------------------|----------------------|
| No. of NMOS transistor used | 7/2000 | 10/2000 |
| No. of PMOS transistor used | 0/2000 | 6/2000 |
| No. of electrical nodes used | 13/3000 | 27/3000 |
| Chip Area (µm ²) | 3.3 μm ² | 83.4 μm ² |
| No. of transistors used | 7 | 12 |
| Write op. voltage (V) | 0.35 V | 0.35V |
| Read op. voltage (V) | 0.35 V | 0.35 V |
| Type of Memory | Non-Volatile | Volatile |
| Power consumption | 50.006 μW | 1.407µW |

CONCLUSION

Microwind 3.1Software used in a program allows us to design and simulate an integrated circuit at physical description level Here we estimated and presented simulation results by implementing the circuit layouts in 32 nm technology. The simulation results pointed out that structures designed and simulated almost eliminate leakage and reduction in leakage between 45%- 70% depending on the control voltage used. We also simulate the parametric analysis on the design in order to get the cell stability by varying the cell input frequency with respect to the change in power. The cells are very stable From the analysis of various parameters of various SRAM and MCAM CELL shown in table 2; it is observed that the power consumption parameter of 12T MTCMOS Cell is very low. Hence, 12T MTCMOS TYPE SRAM CELL having low power consumption is of 1.407 µW is more preferable as compare to other memory models.

REFERENCES

- [1] L. O. Chua, "Memristor—The missing circuit element," IEEE Trans Circuits Syst., vol. 18, no. 5, pp. 507–519, Sep. 1971.
- [2] K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J.
- Solid- State Circuits, vol. 41, no. 3, pp. 712–727, Mar. 2006.
 [3] Budhaditya Majumdar, Sumana Basu, "Low Power Single Bitline 6T SRAM Cell With High Read Stability," 2011 International Conference on Recent High Read Stability," 2011 International Conference on Recent Trends in Information Systems.
- [4] Keejong Kim, Hamid Mahmoodi, Kaushik Roy, "A Low-Power SRAM Using Bit-Line Charge-Recycling," IEEE journal of solid-state circuits Vol. 43, No.2, February 2008.
- [5] P. Upadhyay, Nidhi Agarwal, R. Kar, D. Mandal, S. P. Ghoshal, "Power and Stability Analysis of a Proposed 12T MTCMOS SRAM Cell for Low Power Devices" 2014 Fourth International Conference.
- [6] M. M. Ziegler and M. R. Stan, "CMOS/nano co-design for crossbar-based molecular electronic systems", IEEE Trans. Nanotechnology, vol. 2, no. 4, pp. 217-230, Dec. 2003.